Approximate computing is an emerging paradigm to improve the efficiency of computing systems by leveraging the intrinsic resilience of applications to their computations being executed in an approximate manner. Prior efforts on approximate hardware design have largely focused on circuit-level techniques. We propose a new approach, clock overgating, for the design of approximate circuits at the Register Transfer Level (RTL). The key idea is to gate the clock signal to selected Flip-Flops (FFs) in the circuit, even during execution cycles in which the circuit functionality is sensitive to their state. This saves power in the clock tree, the FF itself and in its downstream logic, while a quality loss ensues if the erroneous FF state propagates to the circuit output. We develop a systematic methodology to identify an energy-efficient overgating configuration for any given circuit and quality constraint. Towards this end, we develop 3 key strategies -significance-based overgating, grouping FFs into overgating islands, and utilizing internal signals of the circuit as triggers for overgating -that efficiently prune the large space of possible overgating configurations. We evaluate clock overgating by designing approximate versions of 6 machine learning accelerators, and demonstrate energy benefits of 1.36× on average (and upto 1.80×) for negligible (<0.5%) loss in application quality (classification accuracy).
INTRODUCTION
Many prevalent and emerging application domains such as multimedia, recognition, mining, data analytics, search and vision among others, possess the characteristic of intrinsic application resilience, which enables them to produce outputs of acceptable quality, despite approximations to some of their computations. Intrinsic application resilience arises from several factors: algorithms are designed to be robust to noise, input data contains redundancies, applications only need to produce an acceptable output rather than a unique golden result, etc. [1, 2] . Approximate computing leverages intrinsic application resilience and relaxes the need for strict correctness in the execution of computations to improve energy and/or performance.
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Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Over the last decade, several research efforts have developed techniques for approximate computing in both software [2, 3] and hardware [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] . Approximate hardware may be realized by operating circuits under overscaled conditions [4, 5] (e.g., lowering the voltage to a point where timing errors occur), or by designing hardware that contains fewer transistors or gates but deviates to a limited extent from the specification [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] . A vast majority of approximate hardware design techniques are at the circuit or logic levels of abstraction. It is desirable to explore approximate design at the higher levels of abstraction, since from the designer's point of view, quality is most naturally defined and evaluated at the application level. For example, it is much more natural to talk about classification accuracy or image quality than to specify accuracy or error constraints at the outputs of individual adders or multipliers within a circuit.
The Register Transfer Level (RTL) remains the most common level of abstraction at which hardware designs are specified in the industry. In addition to inherent advantages in terms of faster simulation and analysis times, RTL descriptions contain higher-level semantic information (data types, bit positions, operators, etc.) that can be leveraged in the process of approximation.
Very few research efforts have previously investigated approximate computing at the RTL. Notably, Axilog [19] proposes Verilog HDL extensions that designers can use to specify which signals and operations in the RTL code can be subject to approximations. In contrast, our objective is to develop a new approximate design technique, and hence Axilog [19] is complementary to our proposal. Another effort, ABACUS [18] , generates approximate designs from behavioral/RTL descriptions by applying pre-specified approximation transformations to individual operations or operands. A key drawback of this approach is that the approximations are fixed at design time and hardwired into the circuit implementation. This is an issue in practice, since the same hardware may be used to execute computations that can tolerate different levels of approximation, or the application context may dictate the use of different accuracies for the same computation. These considerations strongly suggest that the approximations employed should be reconfigurable at runtime.
We propose a new approximation technique called clock overgating for the design of approximate hardware. Clock gating is one of the most widely adopted low-power techniques, in which clock signals to sequential elements (flip-flops or latches) in the circuit are suppressed to reduce power, provided that doing so preserves the exact functionality of the circuit. We extend this concept to propose clock overgating, where we gate the clock signal to a Flip-Flop (FF) even when doing so may affect the circuit outputs. Clock overgating may result in incorrect outputs when an FF is supposed to change state but incorrectly retains its previous state, and this error propagates to the circuit outputs. In return, switching power is saved in the clock tree, the FF itself, and the fanout logic cone of the FF. We note that these power savings are over-and-above the savings due to conventional clock gating and other low-power techniques.
Clock overgating has the following desirable properties: (i) It is easily reconfigurable, i.e., the clock overgating signal to each FF can be modulated dynamically in a fine-grained manner, (ii) it preserves the structure of the circuit and is hence minimally-intrusive, and (iii) it leverages the wide support for clock gating that is present in commercial EDA tools and design flows.
Given the RTL description of a circuit, an input testbench and an output quality constraint, we propose a systematic methodology to identify where (in which FFs) and when (in which clock cycles) to perform overgating. The search space for overgating, defined by all possible FFs and all possible execution cycles, is extremely large (e.g., 2 10000 for a circuit with 100 FFs that operates for 100 cycles), and is even more challenging in cases when designs take a variable number of cycles to complete execution. Rather than explicitly search through this prohibitively large space, our methodology utilizes internal signals from the circuit to trigger clock overgating. Doing so restricts the search space, and also has the added benefit of incurring minimal overhead in the logic that realizes the overgating conditions. Further, we group FFs in a circuit into clock overgating islands based on their location in the circuit and how they impact the overall application output. FFs in each overgating island are constrained to have the same overgating condition, greatly reducing the search space without significantly affecting the energy savings from overgating. We then perform a gradient descent search to identify the set of clock overgating island-trigger signal combinations that maximize the improvement in energy for the specified quality constraint.
In summary, the key contributions of this work are as follows:
• We propose clock overgating, a new technique to design approximate circuits at the RTL, in which sequential elements in the circuit are clock gated even when doing so may affect the circuit outputs.
• We develop a systematic methodology to determine the clock overgating conditions for sequential elements in any given circuit. Our methodology groups sequential elements into overgating islands and uses internal circuit signals as overgating triggers to efficiently prune the space of possible overgating configurations.
• We apply clock overgating to develop approximate versions of accelerators for 6 machine learning applications, and demonstrate 1.36× average improvement in energy for <0.5% loss in quality at the application-level.
The rest of the paper is organized as follows. Section 2 describes related research efforts and highlights the key distinguishing features of our work. Section 3 presents the basic concepts of clock overgating and Section 4 discusses the proposed overgating methodology. The experimental methodology is described in Section 5 and the results are subsequently presented in Section 6. Finally, Section 7 concludes the paper.
RELATED WORK
The field of approximate computing has received considerable interest in recent years. Several research efforts have proposed approximate design techniques at different levels of abstraction, including software [2, 3] , architecture [20, 21] , and circuits [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] . In this section, we focus our discussion on techniques proposed for designing approximate circuits and position our work in their context.
Research on approximate circuits began with manual designs of basic arithmetic components such as adders [6] [7] [8] [9] [10] and multipliers [10, 11] . Approximate design techniques such as voltage overscaling [4, 5] , truncating carry chains [8] , and input operand partitioning [9] were proposed in this context. Modifying the Boolean function realized by the circuit to reduce logic complexity was proposed as an approach to approximate circuit design in [12] . Subsequent efforts broadened this concept to the approximate design of arbitrary circuits using techniques such as redundancy propagation [13] , path pruning [14] , and don't care based simplification [15] , among others. All of the above efforts operate at the logic level of abstraction, and target the design of approximate combinational circuits. How such approximate circuit blocks should be composed to form larger designs remains an open challenge.
In contrast to the aforementioned efforts, we focus on a higher level of abstraction, viz. RTL, where very few efforts have explored approximate computing. Axilog [19] provides Verilog HDL extensions, which can be used to specify and identify portions of the design that are safe to approximate. Axilog is complementary to our work as our objective is to develop new approximate design techniques that can be applied to the identified parts. ABACUS [18] applies predefined approximate transformations (e.g., scaling bitwidth, strength reduction) to operators in the RTL description. However, a key limitation of [18] is that the approximations are hardwired into the circuit implementation, and cannot be changed at runtime. In practice, hardware needs to be re-used in different application contexts, operate on different inputs, or execute different operations within an application; all these scenarios require the ability to modulate the degree of approximation at runtime. Clock overgating is inherently quality configurable, since one can enable overgating in different subsets of FFs to realize distinct energy vs. quality tradeoffs. Furthermore, it has other desirable attributes such as preserving the overall structure of the circuit and can be easily integrated into existing design flows. Finally, recent work has explored High-Level Synthesis (HLS) of approximate circuits through precision scaling [17] . Notwithstanding significant advances in HLS, we note that hardware is often still designed at the RTL in the industry, hence we focus on the complementary problem of approximating any given RTL design in a quality-configurable manner.
CLOCK OVERGATING: DESIGN APPROACH
Given a hardware design described at the RTL and a quality constraint specified at its outputs, our objective is to design an approximate version through clock overgating that is as energy-efficient as possible, while meeting the specified quality constraints. This section describes the basic concepts behind clock overgating, the challenges involved in applying it to the design of approximate circuits, and our approach to addressing these challenges.
Clock Overgating: Concept
Clock gating is a popular low-power design technique that is widely used to reduce dynamic power dissipation. In clock gating, additional logic is embedded in the clock tree of the circuit, which suppresses the clock signal transitions from reaching one or more sequential elements (FFs or latches) in the circuit under certain conditions. Since the clock signal is suppressed, the target FFs cannot switch states and therefore switching power is saved in the clock tree leading to the FFs, the FFs themselves and their fanout logic cones. To preserve functionality, clock gating is performed only when an FF's state is guaranteed not to switch, or if it can be proven that the circuit's outputs are insensitive to the FF's inputs in the gated execution cycles.
In this work, we propose clock overgating, whose concept is illustrated in Fig. 1 . In clock overgating, selected FFs in the circuit are gated even when doing so may result in an incorrect circuit output. In other words, local errors are introduced in the circuit due to incorrect FF states, and they may propagate to the circuit output, potentially causing the output quality to degrade. In return, since FFs are being gated for additional execution cycles beyond conven- tional clock gating, it results in improved dynamic power and energy. Thus, clock overgating presents designers with a means to tradeoff energy vs. quality. The key question that arises, which we discuss next, is how to utilize clock overgating to achieve the best energy benefit for a given output quality?
Clock Overgating: Design Space
Identifying a clock overgating configuration involves defining: (i) which FFs in the circuit should be overgated, and (ii) when (during which clock cycles) the selected FFs should be overgated, or in other words, what conditions should be used to trigger overgating for the selected FFs. We refer to the FFs that are candidates for overgating as Clock Overgating Targets (COTs), and the signals used to trigger clock overgating in them as Clock Overgating Enables (COEs). Fig. 2 shows the design space for clock overgating. If M is the number of FFs in a circuit, which operates for N cycles, then each FF can be either gated or active in each cycle, leading to a total of 2 M * N overgating configurations. Clearly, a brute force search of all possible overgating configurations is infeasible for practical designs. Therefore, efficient heuristics are key to exploring this very large design space and to identifying the clock overgating configuration that is most energy-efficient for a given output quality constraint (QC).
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POs To address the above challenge, we adopt 3 strategies that leverage the semantic information available at the RTL to significantly reduce the number of COTs as well as the number of possible COEs for each COT. Although these strategies do not guarantee optimality, i.e., they may result in a suboptimal overgating configuration, our experimental results demonstrate that they work well in practice and yield significant improvements in energy even for very tight quality constraints.
Significance constrained overgating: In general, each FF in the circuit can be regarded as a COT and overgated independently. However, in practice, multiple FFs are semantically grouped into registers that together store/represent multi-bit data. We extract this information from the RTL description of the circuit and exploit the bit significance of individual FFs in their respective registers to constrain the sequence in which they are overgated. In typical circuits, errors in the LSBs of registers impact the output quality by an exponentially smaller amount relative to the MSBs. Further, the LSBs typically have the most switching activity and fan out to larger cones of logic; hence, they can lead to higher energy savings when overgated. Therefore, when identifying COEs for FFs in a given register, we proceed in the order of their bit significance, i.e., we identify COEs for the LSBs first before considering the MSBs for overgating. In summary, the first strategy prunes the search space by associating FFs with registers specified at the RTL, and constraining the manner in which they are overgated based on bit-significance. In this strategy, we reduce the number of COTs by grouping multiple FFs into overgating islands, and overgating all FFs in an island together. We achieve this by leveraging the functional relationship between FFs that can be easily identified at the RTL. Fig. 3 illustrates the opportunity for FF grouping. Consider a scenario where clock overgating in FF X is triggered by signal COE. This enables energy savings in X and in its downstream logic. Now, as shown in Fig. 3 , X is functionally related to FFs A, B and C i.e. X changes state only in response to a change in A, B or C. Also, note that FFs A and B exclusively fan out to X, whereas C also fans out to other FFs in the circuit. In this case, the key observation is that when COE is used to clock overgate FFs A and B in the cycle before X is overgated, it results in no additional quality loss at the circuit outputs, as any errors introduced at A and B propagate only to X, which itself is overgated in the next cycle. However, this results in additional energy savings in the FFs A and B, and in the combinational logic connecting FFs A and B with X. Therefore, we group FFs X, A and B into a single overgating island, and use the same signal (COE) to overgate all of them. Note that when grouped, the overgating signal to X is delayed by one clock cycle, as the values in A and B propagate to X only after a cycle.
The above strategy can be extended to include an FF in a group even when some of its fanouts lie outside the group. In this case, grouping may result in additional quality degradation, as errors introduced in the FFs due to overgating can propagate to the circuit outputs through its fanouts that lie outside the island. In the example shown in Fig. 3 , if C is grouped along with X, A and B, the error introduced in C impacts its fanouts other than X, leading to an additional degradation in quality. This additional quality degradation needs to be compared against the net energy benefits to decide if it is favorable to add an FF to an overgating island. A detailed description of how FFs are grouped into overgating islands is presented in Section 4.
Using internal signals as COEs: The final strategy addresses the large space of possible COE candidates that could be used to trigger overgating in each COT. Since logic to generate COEs needs to be added to the circuit, a key constraint in picking COEs is that they should incur low overhead. To reduce the search space, while also minimizing the energy overheads in the logic that generates COEs, we propose to use internal signals already present within the circuit as COEs. In addition, to ensure that the timing constraints on the gating signal are satisfied, and that no glitches are introduced on the gated clock signals, we further restrict COEs to be the outputs of FFs in the circuit and their complements. While this restriction greatly prunes the design space, our experiments suggest that it still enables a rich and favorable energy-quality tradeoff. Our expereience suggests that in practice, circuits contain control states such as address counters, FSM state variables etc. that naturally predict which registers in the circuit are active and likely to affect the output the most.
In summary, we propose clock overgating, an RTL approximation technique in which clock signals to FFs in a circuit are gated even when the circuit outputs may be affected, thereby resulting in a tradeoff between energy and output quality. We also propose three key strategies to prune the space of possible overgating configurations, enabling clock overgating to be applied to any given input circuit while meeting the desired quality constraint.
DESIGN METHODOLOGY
In this section, we present a systematic methodology for clock overgating that realizes the design approach described in Section 3. Algorithm 1 shows the pseudocode of the proposed methodology. Given the original circuit (Ckt orig ), an input dataset (AppData), and a constraint on the output quality (QC), the algorithm produces an energy-efficient approximate version (Ckt app ) that is clock overgated and satisfies the specified quality constraint. First, a list of possible clock overgating targets (COT List ) and clock overgating enables (COE List ) are formed by employing the different design space pruning strategies described in Section 3 (lines 1-3). To this end, the FF grouping strategy is first used to form the COT List (line 1). The details of this process are explained in Algorithm 2. Next, the significance constrained overgating strategy is used to further reduce the list of COTs (resulting in COT subList ). In this case, only the COTs that are in the least significant bit positions in their corresponding registers are chosen from COT List , and added to COT subList (line 2). Next, since only FF outputs and their complements are considered as possible clock gating enables, COE List is initialized with all FFs and their complements in the circuit (line 3).
Despite significantly reducing the design space using the various strategies, trying out all possible COT-COE combinations becomes computationally expensive for larger circuits. Therefore, we adopt a gradient descent approach (lines [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] , where in each iteration we select the COT-COE pair that yields the best energy vs. quality tradeoff without violating QC. To this end, we first initialize the COE for each COT to logic 0, which corresponds to no overgating (line 4). Then, we form a list of all possible COT-COE pairs (COT -COE List ) by pairing each COT in COT subList with each COE in COE List (line 7). Next, for each COT-COE pair we form a candidate overgated circuit by assigning the COE under consideration as the overgating signal for the COT (line 9). Subsequently, we evaluate the energy benefits (line 10) and the corresponding quality loss (line 11). Note that COT-COE pairs that cause unacceptable quality degradation are captured during quality evaluation and filtered out from further COT -COE List formations. We then compute a figure of merit (FOM) for each COT-COE pair, which is given by the ratio of energy saved to quality lost (line 12). We identify the COT-COE pair that has the best FOM (lines [13] [14] [15] [16] and update the approximate circuit by "committing" the COE to the COT (line 15). The committed COT is removed from COT subList (line 18), and the COT containing the next significant bit position is added to COT subList (line 19) . This process is repeated until no COT-COE pair yields further improvements in energy without violating QC (line 20), at which point the algorithm terminates and returns the approximate circuit (line 21). for each COT In in fan-in(COT ,G) do 8:
Algorithm 2 Identify overgating candidates
for each COT In−out in fan-out(COT In ,G) do 9:
T S C tmp = T S C(COT In ,COT In−out ) 10: Identifying clock overgating candidates: Algorithm 2 presents the methodology used to obtain the list of clock overgating candidates in line 1 of Algorithm 1. Algorithm 2 essentially implements the FF grouping strategy presented in Section 3. First, COT List is initialized to contain all the FFs in Ckt (line 1). Then COT List is reduced by grouping FFs whose switching activities are highly correlated (lines 2-18). To this end, a FF connection graph (G), whose vertices represent the FFs and whose edges represent a combinational path between two FFs, is constructed from the RTL code (line 2). Then, the circuit RTL is simulated with the given dataset, and the switching activity of each FF is recorded (line 3). Subsequently, the degree of 1-cycle temporal switching correlation (T S C) between FF pairs that have an edge connecting them in G is computed (line 4). We denote two FFs to be temporally correlated if they are likely to switch in successive cycles. Next, for each COT and its fan-in (COT In ), we compute the local energy savings expected in all the fan-outs of COT In if it is overgated along with COT (line 10). Similarly, we evaluate the local errors expected in the fan-outs of COT In that are not contained within COT , assuming that COT In is overgated along with COT (line 11). We merge COT In with COT if the ratio of the local energy savings to the local error induced is greater than a threshold η (lines 13-15) . In our implementation, we determine the value of η empirically as discussed in Section 6.3. This process is repeated until no pair of candidates in COT List can be merged (line 18), and the final COT List is produced (line 19).
EXPERIMENTAL METHODOLOGY
This section describes the experimental setup used to evaluate clock overgating.
Benchmarks. Our benchmark circuits consist of algorithm-specific hardware accelerators for 6 popular machine learning applications listed in Table 1 . Classification accuracy, or the fraction of application inputs correctly classified, was used as the measure of output quality for all the benchmarks. We used separate datasets for training and testing/validation, and the same testing dataset was used to evaluate the original and approximate circuits. Quality and power evaluation. The design methodology and heuristics described in Section 4 were implemented as a custom script that executes the following design flow. First, a custom RTL parser extracts necessary information from the input RTL code and produces an approximate version. The output quality (classification accuracy) of the approximate circuit is obtained by RTL simulation with the testing dataset using Mentor Graphics ModelSim. RTL simulation also produces the switching activity information that is used for power estimation. Power is estimated by synthesizing the approximate circuit to IBM 45nm technology using Synopsys Design Compiler, and estimating the circuit power including the clock tree power using Synopsys PrimeTime. We note that the most aggressive optimization options available by Synopsys Design Compiler (conventional clock gating, gate sizing, use of low leakage cells, etc.) were applied to create well-optimized baselines for comparison.
RESULTS
In this section, we present the results of various experiments that demonstrate the benefits of clock overgating and underscore the effectiveness of the proposed strategies in exploring the large design space of overgating configurations. Fig. 4 shows the energy reduction obtained using clock overgating for various output quality constraints. Note that output quality constraints are expressed in terms of classification accuracy degradation with reference to the baseline, and the energy consumption of each approximate circuit is normalized to the energy consumption of its baseline implementation. As shown in Fig. 4 , clock overgating provides significant energy benefits between 1.07×-1.80× (1.36× on average) at the application level with virtually no loss (<0.5%) in classification accuracy. When the quality constraints are relaxed to <2% and <5%, the energy benefits increase to 1.10×-1.80× (1.43× on average) and 1.12×-1.80× (1.50× on average), respectively. The graph shown in Fig. 5 breaks down the energy from Fig. 4 into 3 key components: (i) leakage (static) power, (ii) dynamic power in the registers and the clock tree, and (iii) dynamic power in the combinational logic. We only present the <5% quality constraint case here, but our observations hold for other cases as well. Again, all the energy components are normalized to the baseline implementation. First, we find that the overhead due to the increase in leakage power is negligible (0.21% on average). This suggests that the overhead for clock overgating was kept minimal (cell area increased by 0.28% on average) by using the internal signals as COEs. Next, we observe that clock overgating reduces the power dissipated in the clock tree, the FFs' internal power, as well as the dynamic power consumed by the combinational logic. A general trend shown in Fig. 5 is that the power improvements are more pronounced in the combinational logic than in the clock tree and the FFs. This is due to the fact that only a small fraction (16.9% on average) of the total FFs are clock overgated in the design, and further, these overgated FFs are dominated by LSBs. The parts of the combinational logic that process LSBs typically exhibit higher switching activity and therefore overgating the corresponding FFs results in considerable dynamic power savings without a significant impact on output quality. Overgated Figure 5 : Energy breakdown analysis
Energy-quality tradeoff

Comparison with Precision Scaling
The graph shown in Fig. 6 compares the energy benefits achieved by clock overgating and precision scaling for various target quality constraints. In the case of precision scaling, different numbers of LSBs were clock gated in all data path registers, throughout the evaluation of the circuit. It can be clearly seen that clock overgating outperforms precision scaling in terms of energy benefits; for example, 1.36× vs. 1.19× on average for a quality constraint of <0.5%. This is due to the fact that clock overgating allows for a more finegrained control over which FFs should be gated in which execution cycles.
Effectiveness of FF grouping
As described in Section 3, we group multiple FFs into overgating islands, which significantly cuts down the search space of overgat- : Energy benefits using clock overgating vs. precision scaling ing configurations. However, this renders clock overgating to be more coarse grained, potentially impacting the energy efficiency of the overgated circuit. Fig. 7 quantifies this tradeoff for 2 benchmarks by varying the number of COTs into which the FFs of the circuit are grouped, and observing the runtime of the methodology as well as the energy efficiency of the resulting overgated circuit. Note that, in Fig. 7 , energy is normalized to that of the baseline circuit. A quality constraint of <5% classification accuracy was used in these experiments; however, the conclusions hold for other quality constraints as well. We observe that the runtime increases with an increase in the number of COTs. In the case of energy, the benefits of clock overgating are very small when FFs are aggressively grouped. The energy efficiency of the overgated circuit improves drastically once the number of COTs crosses a threshold. However, beyond a point, the benefits saturate and very fine grained overgating does not yield additional improvements. Thus, if carried out to the right extent, FF grouping can achieve significant improvements in overall runtime, without a significant loss in the energy benefits. For instance, in the case of EYE, when its 183 FFs are grouped to form 129 COTs (using η=3.5 in Algorithm 2), the runtime reduces by 5.8× at the cost of a mere 1.8% decrease in energy savings. Based on our experiments, we have observed that η values of 3.2-3.5 work well for all circuits. We note that by combining the strategies described in Section 3, the total runtime was reduced substantially to < 4 hours for a circuit size of ∼30K gates. While we believe this is a reasonable runtime for our proof-of-concept implementation, it can be considerably reduced by utilizing static techniques (vs. simulation) for switching activity estimation, and parallelizing across multi-cores (for example, the loop over COT-COE combinations in Algorithm 1 can be parallelized) to ensure scalability for larger circuits. Fig. 8 , each point on the Y axis corresponds to a distinct FF, while the X axis represents execution cycles. The color at each (x, y) coordinate indicates the status of FF y at cycle x. In a given cycle, an FF can be either active, clock gated or clock overgated, marked by blue, green and red colors respectively. Also, the length of the segment in the Y axis corresponding to each FF is proportional to the energy benefits possible by gating the FF. Therefore, the area in Fig. 8 occupied by the overgated regions roughly corresponds to the overall energy benefits. We observe that only 12% of the FFs (FF index 162-183) are overgated in the circuit, but since they and the combinational logic that they feed contribute up to 50% of the total energy, we achieve ∼40% improvement in energy. 
CONCLUSION
The intrinsic resilience in emerging applications provides new opportunities for optimizing hardware through approximate computing. In this work, we propose clock overgating, a register-transfer level approximation technique. The key idea behind clock overgating is to suppress the clock signal to selected FFs in the circuit even when the circuit functionality is affected as a result, thereby creating a trade-off between energy and quality. We developed a systematic methodology that identifies an energy-efficient clock overgating configuration given any arbitrary circuit and output quality constraint. The methodology employs three key strategies that leverage the semantic information available at the RTL to efficiently explore the large space of overgating configurations. Our results across hardware implementations for a range of machine learning algorithms suggest that clock overgating is a promising approach to approximate hardware design and that it enables favorable tradeoffs between energy and output quality.
